An interleaved DC/DC converter with series-connected transformers is presented to implement the features of zero voltage switching (ZVS), load current sharing and ripple current reduction. The proposed converter includes two half-bridge converter cells connected in series to reduce the voltage stress of the switches at one-half of the input voltage. The output sides of the two converter cells with interleaved pulse-width modulation are connected in parallel to reduce the ripple current at the output capacitor and to achieve load current sharing. Therefore, the size of the output chokes and the capacitor can be reduced. The output capacitances of the MOSFETs and the resonant inductances are resonant at the transition instant to achieve ZVS turn-on. In addition, the switching losses on the power switches are reduced. Finally, experiments on a laboratory prototype (24V/40A) are provided to demonstrate the performance of the proposed converter.
I. INTRODUCTION
Power factor correction (PFC) schemes have been widely used in the front stage to reduce reactive power reduction and to eliminate line current harmonics at the utility side. For a three-phase 380V PFC converter, the DC bus voltage may be higher than 600V. Therefore, MOSFETs with 600V of voltage stress cannot be adopted in the second stage DC/DC converter. To overcome this voltage limitation of MOSFETs, three-level DC/DC converters [1] - [4] have been proposed with more power switches, split capacitors and clamp diodes. Thus the voltage stress of the MOSFETs can be reduced to one-half of the DC bus voltage so that high frequency MOSFETs with 600V of voltage stress can be used in second stage DC/DC converters. However, the main drawbacks of three-level converters are their complicated control schemes and high circuit costs. In addition, high circuit efficiency and high power density are demanded for modern switching mode power supplies. To achieve high circuit efficiency, light weight and a compact size, power converters with soft-switching techniques [5] - [17] have been developed for more than twenty years. Active clamped converters [5] - [8] , full-bridge phase-shift converters [9] - [10] and series resonant converters [11] - [13] have been developed to achieve zero voltage switching (ZVS) turn-on for switches. The active-clamping topology is one kind of soft switching technique to achieve ZVS turn-on by utilizing the energy stored in the leakage and magnetizing inductances. Thus the voltage rating of the power switch is clamped to the input voltage and the clamping capacitor voltage. Full-bridge phase-shift converters can achieve soft switching for power switches with a PWM phase shift between the leading and lagging legs. However, it is difficult to realize ZVS turn-on in wide load ranges for MOSFETs in the lagging leg due to the limited energy in the leakage inductance. Resonant converters can regulate the output voltage and realize ZVS turn-on with a variable switching frequency. Although the switches can be turned on with zero voltage switching (ZVS), the disadvantages of the resonant converters are a variable switching frequency and high voltage or current stresses on the power semiconductors. This is especially true for high voltage or high current applications. Asymmetrical pulse-width modulation (PWM) [14] - [15] has been proposed to realize the magnetizing flux reset. Thus the voltage spike on power MOSFETs can be reduced to a safety region. This paper presents an interleaved DC/DC converter for high input voltage applications. The main advantages of the proposed converter are low switching losses, ZVS turn-on, low voltage stress on the MOSFETs and less ripple current at the output side. Two capacitors and two half-bridge converters are connected in series in the primary side to reduce the voltage stress of the MOSFETs at one-half of the DC bus voltage. The two converter cells are operated with interleaved PWM to reduce the output ripple current. Thus the size of the output chokes and the output capacitor can be reduced. For each of the converter cells, there are two asymmetric half-bridge circuit cells with the same MOSFETs to regulate the output voltage at a desired voltage level. The transformer secondary windings of the two circuits are connected in series to balance the primary winding currents. Thus the size of the transformer core and bobbin is reduced. Based on the resonant behavior by the output capacitance of the MOSFETs and the resonant inductance, the MOSFETs can be turned on under ZVS. The circuit configuration, the principle of operation, the circuit characteristics and a design example of the proposed converter are presented in detail. Experiments with a 960W prototype are presented to verify the effectiveness of the proposed converter. Fig. 1 gives the circuit configuration of the proposed interleaved DC/DC converter. The input DC bus voltage is obtained from a three-phase 380V AC utility voltage with a diode rectifier. The normal DC input voltage V in =480V~600V. Two input voltages and two half-bridge circuits are connected in series at the high voltage side to reduce the voltage stress of each switch at one half of the DC bus voltage. The output sides of the two half-bridge circuits are connected in parallel to reduce the current rating of the transformer windings and to share the load current. The interleaved PWM scheme is adopted to control the two half-bridge circuits so that the ripple currents of the output inductors are partially cancelled and the size of the output magnetic core is decreased. There are several ways to solve the problem of balancing two input capacitor voltages. Two capacitor voltages can be balanced by a PFC converter with two output voltage balance control or by adding a balanced resistor parallel to each of the input capacitors. Parallel balanced resistors are mostly used in UPS systems with a half-bridge inverter. The components 4 and L o2 . C o and R o denote the output capacitance and the load resistance. C 1~C 4 are the DC blocking capacitances. The DC blocking voltages V C1~VC4 are related to the duty ratio of the active switch. L r1~L r4 are the resonant inductances. L m1~L m4 are the magnetizing inductances of the transformers T 1~T 4 , respectively. D 1~D4 are the rectifier diodes and L o1 and L o2 are output inductances. C r1~C r4 are the output capacitances of the MOSFETs S 1~S 4 , respectively. To balance the primary currents and to reduce the winding turns of T 1 and T 2 , the secondary windings of T 1 and T 2 are connected in series. The voltage stress of S 1~S 4 is clamped to V in /2. The center-tapped rectifier is adopted to have only one diode conduction loss in the secondary side. The PWM The asymmetric PWM scheme is used to control switches S so that the ZVS turn-on of the switches can be achieved. 
II. CIRCUIT CONFIGURATION
are continuously charged and discharged in this mode.
(h) (10) The operating modes of the proposed converter in the first half of a switching cycle are complete. The operation modes 9-16 of circuit 1 are symmetrical to the operation modes 1-8 of circuit 2. In the same manner, the operation modes 9-16 of circuit 2 are symmetrical to the operation modes 1-8 of circuit 1. 
IV. CIRCUIT CHARACTERISTICS
Since the transition intervals at the turn-on and turn-off instants are much less than the turn-on time of the power switches, the transition intervals at modes 2, 3, 6, 7, 10, 11, 14 and 15 are neglected in the analysis of the circuit characteristics. However, the effect of the duty cycle losses at modes 4, 8, 12 and 16 needs to be considered when the switch is in the on-state and the rectifier diodes at the secondary side are in the commutation mode. (17) Thus the maximum magnetizing currents can be obtained from (16) and (17) . 
, and The actual resonant inductance L r =18µH is used in the prototype circuit. From (13) , the turns ratio of T 1~T 4 315 . 
In order to achieve ZVS of S 1~S 4 from 50% load to the full load under a nominal input voltage, the necessary resonant inductance L r Lr1~i Lr4 under full load and a nominal input voltage. When switch S 1 is in the on-state, the inductor current i Lr1 decreases and i Lr2 increases. On the other hand, the inductor current i Lr1 increases and i Lr2 decreases if switch S 2 is in the on-state. Fig. 8 gives the measured waveforms of v C1 , v C2 , v C3 and v C4 under the full load condition. Fig. 9 gives the measured waveforms of v S1,gs , i D1 , i D2 and i Lo1 under the full load condition. Fig. 10 shows the experimental results of i Lo1 , i Lo2 and i Lo1 +i Lo2 under the full load condition. Fig. 11 shows the measured efficiencies of the proposed converter at different loads with a nominal input voltage. Because some basic power losses such as the core losses of the transformers and the magnetic core, the drive losses of the MOSFETs, the output capacitance losses of the MOSFETs and the IC loss are not related to the output power level, the proposed converter has less circuit efficiency under a light load.
VI. CONCLUSION
An interleaved DC/DC converter with series-connected transformers is presented to achieve the following functions: 1) ZVS turn-on for all of the power switches, 2) magnetic flux reset using the asymmetric PWM scheme, 3) low voltage stress of the power switches with a series half-bridge converter, and 4) a low ripple current at the output capacitor with the interleaved PWM scheme. Two split capacitors and two half-bridge converter circuits connected in series are used in the proposed circuit to limit the voltage stress of the power switches at one-half of the input voltage. Thus the MOSFETs can be used in high input voltage applications to achieve a high switching frequency, a low converter size and a high circuit efficiency. Two half-bridge circuits are operated with the interleaved PWM scheme so that the resulting ripple current at the output capacitor can be partially cancelled. Finally, experimental results are provided to verify the effectiveness of the proposed converter. Chih-Chieh Chen is currently working toward his M.S. in Electrical Engineering from the National Yunlin University of Science and Technology, Yunlin, Taiwan (ROC). His current research interests include the design and analysis of power factor correction techniques, switching mode power supplies and soft switching converters.
